

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

FIG. 1



**FIG. 2****FIG. 3**


MODE	FIRST COMMAND	SECOND COMMAND
READ	00H	NO NEED
RECOVERY READ	01H	NO NEED
ERASE	20H	B0H
PROGRAM	1FH	40H
ADDITIONAL PROGRAM	10H	40H
RETRY PROGRAM	1AH	NO NEED
PARTIAL ERASE	2FH	B0H
REWRITE	11H	40H

*FIG. 4*

	TITLE	DEFINITION
I/O7	Ready/ $\overline{\text{Busy}}$	"VOH"=Ready "VOL"=Busy
I/O6	Reserved	
I/O5	Erase Check	"VOH"=Fail "VOL"=Pass
I/O4	Program Check	"VOH"=Fail "VOL"=Pass
I/O3	Reserved	
I/O2	Reserved	
I/O1	Reserved	
I/O0	Reserved	

STATUS REGISTER


FIG. 5



*FIG. 6*

PROGRAM DATA	I/O		DLL	DLR
	4	0		
01	0	1	0	1
00	0	0	0	0
10	1	0	1	0
11	1	1	1	1

INPUT PROGRAM DATA

*FIG. 7*



**FIG. 8****FIG. 9**

FIG. 10








FIG. 10




FIG. 13





FIG. 14









**FIG. 15**

FIG. 16



*FIG. 17**FIG. 18*

*FIG. 19**FIG. 20*

*FIG. 21*

DATA LATCH PROCESS	CALCULATION CONTENT (SENSE LATCH DATA OF SELECTED MAT SIDE)
"01" PROGRAM DATA	$A + \bar{B}$
"00" PROGRAM DATA	$A + B$
"10" PROGRAM DATA	$\bar{A} + B$
"00" ERRATIC DETECTION DATA	$\overline{A + B}$
"10" ERRATIC DETECTION DATA	$A \cdot \bar{B}$
"11" DISTURB DETECTION DATA	$A \cdot B$

A: UPPER DIGIT DATA      B: LOWER DIGIT DATA

*FIG. 22*

A UPPER DIGIT	B LOWER DIGIT	$A + \bar{B}$	$A + B$	$\bar{A} + B$	$\overline{A + B}$	$A \cdot \bar{B}$	$A \cdot B$
0	1	0	1	1	0	0	0
0	0	1	0	1	1	0	0
1	0	1	1	0	0	1	0
1	1	1	1	1	0	0	1

FIG. 23




FIG. 24







FIG. 25



PROGRAM DATA LATCH																																																																															
Step	Step 2								Step 3								Step 4								Step 5								Step 6								Step 7																																						
CONTENT	DATA TRANSFER DLR → G-BLR PRECHARGE G-BLL								SL SENSE								CLEAR G-BLR/L DATA TRANSFER SL(L) → G-BLL								CALCULATE (DLL, G-BLL) CLEAR SL								PRECHARGE G-BLR								SL SENSE																																						
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	G-BLR	DLR	DLL	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL																																														
	01	0	0.5				0.0	0(1)	0	1	1	0	0	0(1)	0	1.0	1	0	0	0(1)	0	0	0(1)	0	1.0	0	0	0.5	0(1)	0	1	1	0	0	0(1)																																												
	00	0	0.5				1.0	1(0)	0	0	0	1	1	0(1)	0	0.0	0	0	1	0	1(0)	0	0.0	0	0	0	0.5	1(0)	0	0	0	1	1	1(0)																																													
	10	1	0.5				1.0	1(0)	1	0	0	1	1	0(1)	1	0.0	0	1	0	1(0)	1	0.0	0	0	0	0	0.5	1(0)	1	0	0	1	1	1(0)																																													
11	1	0.5				0.0	0(1)	1	1	1	0	0	0(1)	1	1.0	1	0	0	0(1)	1	0.0	0	0	0	0	0.5	0(1)	1	0	0	1	1	0(1)																																														
(a)								(b)								(c)								(d)								(e)								(f)								(g)								(h)								(i)								(j)							
LATCH DATA TO BIT LINE																												LATCH DATA TO OPPOSITE SIDE																												PROCESSED RESULT																							

LATCH DATA TO BIT LINE  
SIDE OF DATA LATCH  
CIRCUIT ON SIDE OF  
NON-SELECTED MAT


LATCH DATA TO OPPOSITE SIDE/  
BIT LINE OF DATA LATCH CIRCUIT  
ON SIDE OF SELECTED MAT IN  
MULTI-SENSE METHOD

- BIT LINE USED TO PROGRAM DATA IS "0"
  - BIT LINE USED NOT TO PROGRAM DATA IS "1"
- DUE TO APPLICATION OF BLOCK VOLTAGE

'01' PROGRAM DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)



FIG. 27



PROGRAM DATA LATCH																															
Step	Step 26								Step 27				Step 28				Step 29				Step 30				Step 31						
CONTENT	DATA TRANSFER DLR → G-BLR PRECHARGE G-BLL								SL SENSE				CLEAR G-BLR/L DATA TRANSFER DLR → G-BLR				CALCULATE (G-BLL, SL(L))				SL CLEAR PRECHARGE G-BLR				SL SENSE						
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR						
	01	0	0.5			0.0	0(1)	0	1	1	0	0	0(1)	0	0.0	1	0	0	0(1)	0	0.0	0	0	0.5	0(1)	0	0	1	1	0(1)	
	00	0	0.5			1.0	1(0)	0	0	0	1	1(0)	0	0.0	0	0	0	1	0	1(0)	0	0.0	0	0	0.5	1(0)	0	0	1	1	1(0)
	10	1	0.5			1.0	1(0)	1	0	0	1	1(0)	1	1.0	0	1	0	1	0	1(0)	1	1.0	0	0	0.5	1(0)	1	1	0	0	1(0)
	11	1	0.5			0.0	0(1)	1	1	1	0	0	0(1)	1	1.0	1	0	0	0(1)	1	0.0	0	0	0.5	0(1)	1	0	0	1	1	0(1)

'10' PROGRAM DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)







**FIG. 31**

# PROGRAM BIAS STARTING OPERATION





FIG. 32







VWV3 VERIFY

## DISCHARGE MEMORY











FIG. 38

## MULTI-SENSE DATA LATCH METHOD




**FIG. 39**

FIG. 40






FIG. 41





FIG. 42




PROGRAM DATA LATCH																								
Step	Step 1								Step 2				Step 3				Step 4							
CONTENT	PRECHARGE ALL G-BLR/L								CALCULATE (DLR, G-BLR) CALCULATE (DLL, G-BLL)				DATA TRANSFER DLR → G-BLR				SL SENSE							
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR						
	01	0	1.0									0.0	1	0	1.0			0.5	1	0	1	0	0	1
	00	0	1.0									2.0	0	0	1.0			2.0	0	0	1	1	0	0
	10	1	1.0									2.0	0	1	0.0			2.0	0	1	0	1	1	0
11	1	1.0										0.0	1	1	0.0			0.5	1	1	0	1	1	1








FIG. 46



ERRATIC DATA LATCH																					
Step	Step 41					Step 42					Step 43					Step 44					
CONTENT	PRECHARGE ALL G-BLR/L					CALCULATE (DLR, G-BLR) CALCULATE (DLL, G-BLD)					DATA TRANSFER DLL → G-BLL					SL SENSE					
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR				
01	0	2.0			1.0	1	0	2.0		0.0	1	0	2.0			0.0	1	0	0	1	
00	0	2.0			1.0	0	0	2.0		1.0	0	0	2.0			1.0	0	0	0	0	
10	1	2.0			1.0	0	1	0.0		1.0	0	1	0.5			1.0	0	1	0	1	0
11	1	2.0			1.0	1	1	0.0		0.0	1	1	0.5			0.0	1	1	0	0	1

'10' ERRATIC DETECTION DATA LATCH PROCESS OPERATION  
(MULTI-POWER SUPPLY METHOD)


FIG. 47



ERRATIC DATA LATCH																						
Step	Step 51					Step 52					Step 53				Step 54							
	PRECHARGE ALL G-BLR/L					CALCULATE (DLL, G-BLD)					DATA TRANSFER DLL → G-BLL					SL SENSE						
CONTENT	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLL	
	01	0	2.0			1.0	1	0	2.0			1.0	1	0	2.0	1.0	1	0	1	0	0	1
	00	0	2.0			0.0	0	0	2.0			0.0	0	0	2.0	0.0	0	0	1	0	0	0
	10	1	2.0			0.0	0	1	0.0			0.0	0	1	0.5	0.0	0	1	1	0	0	0
	11	1	2.0			1.0	1	1	0.0			1.0	1	1	0.5	1.0	1	1	0	0	1	1

'11' DISTURB DETECTION DATA LATCH PROCESS OPERATION  
(MULTI-POWER SUPPLY METHOD)


FIG. 48



"01" PROGRAM DATA LATCH PROCESS WAVEFORM  
(R-SIDE SELECTED IN MULTI-POWER SUPPLY METHOD)




FIG. 49




"00" PROGRAM DATA LATCH PROCESS WAVEFORM  
(R-SIDE SELECTED IN MULTI-POWER SUPPLY METHOD)

FIG. 50




"10" PROGRAM DATA LATCH PROCESS WAVEFORM  
(R-SIDE SELECTED IN MULTI-POWER SUPPLY METHOD)

FIG. 51



"00" ERRATIC DETECTION DATA LATCH PROCESS WAVEFORM  
(R-SIDE SELECTED IN MULTI-POWER SUPPLY METHOD)

FIG. 52



"10" ERRATIC DETECTION DATA LATCH PROCESS WAVEFORM  
(R-SIDE SELECTED IN MULTI-POWER SUPPLY METHOD)



FIG. 54

		SELECTED BLOCK		NON-SELECTED BLOCK	
		SELECTED WORD	NON-SELECTED WORD	SELECTED WORD	NON-SELECTED WORD
READ		2.4/3.2/4.0V 1.0V  Vss Vss	Vss 1.0V  Vss Vss	Vss OPEN  OPEN Vss	Vss OPEN  OPEN Vss
ERASE		-16V 2.0V  2.0V 2.0V	Vss 2.0V  2.0V 2.0V	2.0V 2.0V  2.0V 2.0V	2.0V 2.0V  2.0V 2.0V
PROGRAM	PROGRAM DATA	15.1/15.8/17.0V Vss  OPEN Vss	4.5V Vss  Vss Vss	OPEN OPEN  OPEN Vss	Vss OPEN  OPEN Vss
	NON-PROGRAM DATA	15.1/15.8/17.0V 6.5V  OPEN Vss	4.5V 6.5V  Vss Vss	OPEN OPEN  OPEN Vss	Vss OPEN  OPEN Vss
	VERIFY	2.8/3.6/4.5V 1.0V  Vss Vss	Vss 1.0V  Vss Vss	Vss OPEN  OPEN Vss	Vss OPEN  OPEN Vss
	ERRATIC DETECT DISTURB DETECT	2.1/3.1/3.9V 1.0V  Vss Vss	Vss 1.0V  Vss Vss	Vss OPEN  OPEN Vss	Vss OPEN  OPEN Vss



*FIG. 55**FIG. 56*

FIG. 57






FIG. 58




FIG. 59







FIG. 60



*FIG. 61*


IN THE CASE THAT DATA OF  
ALL SECTORS ARE REWRITTEN

FIG. 62



IN THE CASE THAT ADDRESSES  $YA(o)$  TO  $YA(k)$  ON SECTOR AND DATA  $YA(m)$  TO  $Y(m+i)$  ARE REWRITTEN


FIG. 63



IN THE CASE THAT ADDRESSES  $YA(m)$  TO  $YA(m+k)$  ON SECTOR AND DATA  $YA(n)$  TO  $Y(n+i)$  ARE REWRITTEN

## FIG. 64

### PARTIAL ERASING FUNCTION



※※ SEQUENCE OPERATION WHEN RIGHT MAT IS SELECTED

**'1': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE HIGH**

[illegible]






## READ SEQUENCE WITHIN PARTIAL ERASE FLOW



FIG. 66

※ SEQUENCE OPERATION WHEN RIGHT MAT IS SELECTED

'1': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE HIGH  
'0': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE LOW

VRW 3 READ																
Step	Step 5	Step 5.5	Step 6	Step 7	Step 8											
	VRW3 READ	SET "1" TO MEMORY AREA SL(R)	DATA TRANSFER DLR TO G-BLR	CALCULATE (SL(R), G-BLR)	DLR SENSE	CONTENT	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR				
	 READ MEMORY DATA	 SET "1" DATA FROM Y DECODER TO S.L.	 DATA TRANSFER DLR TO G-BLR	 CALCULATE	 DATA TRANSFER FROM S.L. TO D.L.		DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR				
						MANAGEMENT AREA	01	0	0	1	0	1	0	1	0	1
							00	0	1	0	1	0	1	0	1	1
							10	1	1	0	0	1	1	0	1	1
							11	1	1	0	0	0	1	0	0	1
						MEMORY AREA	01	1	0	1	1	1	0	1	1	0
							00	1	1	0	1	1	0	1	1	0
							10	1	1	0	1	1	0	1	1	0
							11	1	1	0	1	1	0	1	1	0

READ SEQUENCE WITHIN PARTIAL ERASE FLOW

*FIG. 67*